Superseded
Standard
Historical
IEC 61691-6:2009
IEC 61691-6:2009 Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
Summary
IEC 61691-6:2009(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.
Technical characteristics
| Publisher | International Electrotechnical Commission (IEC) |
| Publication Date | 12/14/2009 |
| Edition | 1.0 |
| Page Count | 332 |
| EAN | --- |
| ISBN | --- |
| Weight (in grams) | --- |
No products.
No products.
No products.