| Nombre | apoyo | Revisión | Disponibilidad | Fecha de emisión | Precio | ||
|---|---|---|---|---|---|---|---|
|
PDF |
Inglés |
Vigente |
19/5/2019 |
204,00 € |
|
||
Detalles
This standard defines standard specifications for features and functionality, DC and AC interface parameters and test loading for definition of the DDR4 data buffer for driving DQ and DQS nets on DDR4 LRDIMM applications. Any TBDs as of this document, are under discussion by formulating committee. The purpose is to provide a standard for the DDR4DB01 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
Información adicional
| Autor | JEDEC Solid State Technology Association |
|---|---|
| Publicado por | JEDEC |
| Tipo de Documento | Norma |
| Tema | /subgroups/36440 |
| Palabra clave | JEDEC JESD82-32 |
