| Nom | Support | Langue | Disponibilité | Date d'édition | Prix | ||
|---|---|---|---|---|---|---|---|
|
PDF |
Anglais |
Active |
01/03/2008 |
113,00 € |
|
||
Détails
This specification defines the high-speed differential point-to-point signaling link for FBDIMM, operating at the buffer supply voltage of 1.5V that is provided at the FBDIMM DIMM connector. This specification also applies to FBDIMM host chips which may operate with a different supply voltage. The link consists of a transmitter and a receiver and the interconnect in between them. The transmitter sends serialized bits into a lane and the receiver accepts the electrical signals of the serialized bits and transforms them into a serialized bit-stream. The first generation FBDIMM link is being specified to operate from 3.2 to 4.8 Gb/s. The specifications are defined for three distinct bit-rates of operation: 3.2 Gb/s, 4.0 Gb/s and 4.8 Gb/s.
Informations supplémentaires
| Auteur | JEDEC Solid State Technology Association |
|---|---|
| Edité par | JEDEC |
| Type de document | Norme |
| Thème | /subgroups/36180 |
| Nombre de pages | 68 |
| Mot-clé | JEDEC JESD8-18A |
