| Name | Support | Language | Availability | Edition date | Price | ||
|---|---|---|---|---|---|---|---|
|
PDF |
English |
Active |
7/1/2017 |
€60.00 |
|
||
Details
The intended use of this document is for the validation and debug of DDR4 based designs. This document contains protocol checks, sometimes referred to as memory access rules or protocol violations. This document contains a list of checks that can be used during the verification or debug stages of development to check that accesses to a DDR4 DRAM adhere to JESD79-4B. These checks are derived from JESD79-4B. Item 31509.
Additional Info
| Author | JEDEC Solid State Technology Association |
|---|---|
| Published by | JEDEC |
| Document type | Standard |
| Theme | /subgroups/36943 |
| Number of pages | 16 |
| Keyword | JEDEC JEP175 |
