| Name | Support | Language | Availability | Edition date | Price | ||
|---|---|---|---|---|---|---|---|
|
PDF |
English |
Active |
10/12/2022 |
€156.00 |
|
||
|
Paper |
English |
Active |
10/12/2022 |
€194.00 |
|
||
Details
Revision Standard - Active.
A mechanism for the test of core designs within a system on chip (SoC) is defined. This mechanism is a hardware architecture and the core test language (CTL) is leveraged to facilitate communication between core designers and core integrators.
IEEE Std 1500 is a standard design-for-testability method for integrated circuits (ICs) containing embedded nonmergeable cores. This method is independent of the underlying functionality of the IC or its individual embedded cores. The method supports the necessary requirements for the test of such ICs, while allowing for ease of interoperability of cores that might have originated from different sources. This method is usable for all classes of digital cores, including hierarchical cores.
The aim of IEEE Std 1500 is to provide a consistent scalable solution to the test reuse challenges specific to the reuse of nonmergeable cores, while preserving the IP aspects that are often associated with these cores. This objective is achieved through provision of a core-centric methodology that enables successful integration of cores into SoCs.
Additional Info
| Author | Institute of Electrical and Electronics Engineers (IEEE) |
|---|---|
| Committee | Test Technology |
| Published by | IEEE |
| Document type | Standard |
| Edition | |
| EAN ISBN | 978-1-5044-8866-2 |
| ICS | 31.200 : Integrated circuits. Microelectronics
|
| Number of pages | 168 |
| Replace | IEEE 1500:2005 (R2011) |
| Keyword | IEEE 1500-2022 |
| Order form |
|
